

WHAT IS CLAIMED IS:

1 1. A flip-flop circuit for reducing the current
2 spike, comprising:

3 an input for receiving first data, said input being
4 controlled by a first clock signal; and

5 an output for transmitting second data received by
6 said input prior to said first data, said output being
7 controlled by a second clock signal, said first and
8 second clock signals having the same frequency and
9 substantially the same phase, wherein the arrival times
10 of said first and second clock signals at said flip-flop
11 are at least slightly skewed.

1 2. The flip-flop of Claim 1, further comprising:

2 a first clock input for receiving said first clock
3 signal; and

4 a second clock input for receiving said second clock
5 signal.

1 3. The flip-flop of Claim 2, wherein said first
2 clock input comprises two p-type field effect transistors
3 connected together.

1 4. The flip-flop of Claim 3, wherein said second
2 clock input comprises two n-type field effect transistors
3 connected together.

1 5. The flip-flop of Claim 4, wherein a first one
2 of said two p-type field effect ~~transistors~~ is connected
3 in series with a first one of said two n-type field
4 effect transistors.

1 6. The flip-flop of Claim 5, further comprising:
2 an additional n-type field effect transistor
3 connected in series with said first p-type field effect
4 transistor and said first n-type transistor, said
5 additional n-type field effect transistor being
6 controlled by said first clock signal.

Sub
A2

1 7. A sequential logic circuit, comprising:
2 a first flip-flop having an input for receiving data
3 and an output for transmitting said data, at least said
4 output of said first flip-flop being controlled by a
5 first clock signal;
6 combinational logic connected to said first flip-
7 flop for receiving said data from said first flip-flop;
8 and
9 a second flip-flop connected to said combinational
10 logic having an input for receiving said data from said
11 combinational logic and an output for transmitting said
12 data, said input of said second flip-flop being
13 controlled by said first clock signal, said output of
14 said second flip-flop being controlled by a second clock
15 signal, said first and second clock signals having the
16 same frequency and substantially the same phase, wherein
17 the arrival times of said first and second clock signals
18 at said second flip-flop are at least slightly skewed.

009050-42930260

1 8. The logic circuit of Claim 7, wherein said
2 second flip-flop further comprises:
3 a first clock input for receiving said first clock
4 signal; and
5 a second clock input for receiving said second clock
6 signal.

1 9. The logic circuit of Claim 8, wherein said
2 first clock input comprises two p-type field effect
3 transistors connected together, and said second clock
4 input comprises two n-type field effect transistors
5 connected together.

1 10. The logic circuit of Claim 9, wherein a first
2 one of said two p-type field effect transistors is
3 connected in series with a first one of said two n-type
4 field effect transistors.

1980-1981
 1981-1982
 1982-1983
 1983-1984
 1984-1985
 1985-1986
 1986-1987
 1987-1988
 1988-1989
 1989-1990
 1990-1991
 1991-1992
 1992-1993
 1993-1994
 1994-1995
 1995-1996
 1996-1997
 1997-1998
 1998-1999
 1999-2000
 2000-2001
 2001-2002
 2002-2003
 2003-2004
 2004-2005
 2005-2006
 2006-2007
 2007-2008
 2008-2009
 2009-2010
 2010-2011
 2011-2012
 2012-2013
 2013-2014
 2014-2015
 2015-2016
 2016-2017
 2017-2018
 2018-2019
 2019-2020
 2020-2021
 2021-2022
 2022-2023
 2023-2024
 2024-2025
 2025-2026
 2026-2027
 2027-2028
 2028-2029
 2029-2030
 2030-2031
 2031-2032
 2032-2033
 2033-2034
 2034-2035
 2035-2036
 2036-2037
 2037-2038
 2038-2039
 2039-2040
 2040-2041
 2041-2042
 2042-2043
 2043-2044
 2044-2045
 2045-2046
 2046-2047
 2047-2048
 2048-2049
 2049-2050
 2050-2051
 2051-2052
 2052-2053
 2053-2054
 2054-2055
 2055-2056
 2056-2057
 2057-2058
 2058-2059
 2059-2060
 2060-2061
 2061-2062
 2062-2063
 2063-2064
 2064-2065
 2065-2066
 2066-2067
 2067-2068
 2068-2069
 2069-2070
 2070-2071
 2071-2072
 2072-2073
 2073-2074
 2074-2075
 2075-2076
 2076-2077
 2077-2078
 2078-2079
 2079-2080
 2080-2081
 2081-2082
 2082-2083
 2083-2084
 2084-2085
 2085-2086
 2086-2087
 2087-2088
 2088-2089
 2089-2090
 2090-2091
 2091-2092
 2092-2093
 2093-2094
 2094-2095
 2095-2096
 2096-2097
 2097-2098
 2098-2099
 2099-2100
 2100-2101
 2101-2102
 2102-2103
 2103-2104
 2104-2105
 2105-2106
 2106-2107
 2107-2108
 2108-2109
 2109-2110
 2110-2111
 2111-2112
 2112-2113
 2113-2114
 2114-2115
 2115-2116
 2116-2117
 2117-2118
 2118-2119
 2119-2120
 2120-2121
 2121-2122
 2122-2123
 2123-2124
 2124-2125
 2125-2126
 2126-2127
 2127-2128
 2128-2129
 2129-2130
 2130-2131
 2131-2132
 2132-2133
 2133-2134
 2134-2135
 2135-2136
 2136-2137
 2137-2138
 2138-2139
 2139-2140
 2140-2141
 2141-2142
 2142-2143
 2143-2144
 2144-2145
 2145-2146
 2146-2147
 2147-2148
 2148-2149
 2149-2150
 2150-2151
 2151-2152
 2152-2153
 2153-2154
 2154-2155
 2155-2156
 2156-2157
 2157-2158
 2158-2159
 2159-2160
 2160-2161
 2161-2162
 2162-2163
 2163-2164
 2164-2165
 2165-2166
 2166-2167
 2167-2168
 2168-2169
 2169-2170
 2170-2171
 2171-2172
 2172-2173
 2173-2174
 2174-2175
 2175-2176
 2176-2177
 2177-2178
 2178-2179
 2179-2180
 2180-2181
 2181-2182
 2182-2183
 2183-2184
 2184-2185
 2185-2186
 2186-2187
 2187-2188
 2188-2189
 2189-2190
 2190-2191
 2191-2192
 2192-2193
 2193-2194
 2194-2195
 2195-2196
 2196-2197
 2197-2198
 2198-2199
 2199-2200
 2200-2201
 2201-2202
 2202-2203
 2203-2204
 2204-2205
 2205-2206
 2206-2207
 2207-2208
 2208-2209
 2209-2210
 2210-2211
 2211-2212
 2212-2213
 2213-2214
 2214-2215
 2215-2216
 2216-2217
 2217-2218
 2218-2219
 2219-2220
 2220-2221
 2221-2222
 2222-2223
 2223-2224
 2224-2225
 2225-2226
 2226-2227
 2227-2228
 2228-2229
 2229-2230
 2230-2231
 2231-2232
 2232-2233
 2233-2234
 2234-2235
 2235-2236
 2236-2237
 2237-2238
 2238-2239
 2239-2240
 2240-2241
 2241-2242
 2242-2243
 2243-2244
 2244-2245
 2245-2246
 2246-2247
 2247-2248
 2248-2249
 2249-2250
 2250-2251
 2251-2252
 2252-2253
 2253-2254
 2254-2255
 2255-2256
 2256-2257
 2257-2258
 2258-2259
 2259-2260
 2260-2261
 2261-2262
 2262-2263
 2263-2264
 2264-2265
 2265-2266
 2266-2267
 2267-2268
 2268-2269
 2269-2270
 2270-2271
 2271-2272
 227

Sub A3

12. A method for reducing current spikes within a logic circuit, comprising the steps of:

receiving data by a first flip-flop;

transmitting said data to combinational logic connected to said first flip-flop, said step of transmitting being controlled by a first clock signal;

receiving said data on an input of a second flip-flop connected to said combinational logic, said step of receiving being controlled by said first clock signal;

and

transmitting said data through an output of said second flip-flop, said step of transmitting being controlled by a second clock signal, said first and second clock signals having the same frequency and substantially the same phase, wherein the arrival times of said first and second clock signals at said second flip-flop are at least slightly skewed.

1 13. The method of Claim 12, further comprising the
2 steps of:

3 receiving at a first clock input of said second
4 flip-flop said first clock signal; and

5 receiving at a second clock input of said second
6 flip-flop said second clock signal.

1 14. The method of Claim 13, further comprising the
2 step of:

3 reducing short-circuit current in said second flip-
4 flop using an n-type field effect transistor connected in
5 series with said first and second clock inputs, said n-
6 type field effect transistor being controlled by said
7 first clock signal.